## Quad-Channel Digital Isolators

## ADuM1400/ADuM1401/ADuM1402

## FEATURES

```
Low power operation
    5 V operation
        1.0 mA per channel max @ 0 Mbps to 2 Mbps
        3.5 mA per channel max @ 10 Mbps
        31 mA per channel max @ 90 Mbps
    3 V operation
        0.7 mA per channel max @ 0 Mbps to 2 Mbps
        2.1 mA per channel max @ 10 Mbps
        20 mA per channel max @ 90 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: 105*
High data rate: dc to 90 Mbps (NRZ)
Precise timing characteristics
    2 ns max pulse-width distortion
    2 ns max channel-to-channel matching
High common-mode transient immunity: > 25 kV/\mus
Output enable function
Wide body 16-lead SOIC package, Pb-free models available
Safety and regulatory approvals
    UL recognition: 2500 V rms for 1 minute per UL 1577
    CSA component acceptance notice #5A
    VDE certificate of conformity
        DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
        DIN EN 60950 (VDE 0805): 2001-12; EN 60950: }200
        VIORM = 560 V peak
```


## APPLICATIONS

```
General-purpose multichannel isolation SPI \({ }^{\circledR}\) interface/data converter isolation RS-232/RS-422/RS-485 transceiver Industrial field bus isolation
```


## GENERAL DESCRIPTION

The ADuM140x are 4-channel digital isolators based on Analog Devices' iCoupler technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple $i$ Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes is eliminated with these iCoupler products. Furthermore, $i$ Coupler devices consumes one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM140x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM140x provides low pulse-width distortion ( $<2 \mathrm{~ns}$ for CRW grade) and tight channel-to-channel matching ( $<2$ ns for CRW grade). Unlike other optocoupler alternatives, the ADuM140x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1400 Functional Block Diagram


Figure 2. ADuM1401 Functional Block Diagram


Figure 3. ADuM1402 Functional Block Diagram

Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADuM1400/ADuM1401/ADuM1402

## TABLE OF CONTENTS

Specifications .....  3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3 V Operation. ..... 6
Electrical Characteristics—Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$
Operation ..... 8
Package Characteristics ..... 12
Regulatory Information ..... 12
Insulation and Safety-Related Specifications ..... 12
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics ..... 13
Recommended Operating Conditions ..... 13
Absolute Maximum Ratings ..... 14
REVISION HISTORY
6/04-Data Sheet Changed from Rev. A to Rev. B.
Changes to Format Universal
Changes to Features .....  1
Changes to Electrical Characteristics-5 V Operation ..... 3
Changes to Electrical Characteristics-3 V Operation ..... 5
Changes to Electrical Characteristics-Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or 3 V/5 V Operation ..... 7
Changes to DIN EN 60747-5-2 (VDE 0884 Part 2)
Insulation Characteristics Title. ..... 11
Changes to the Ordering Guide ..... 19
5/04-Data Sheet Changed from Rev. 0 to Rev. A.
Updated Format ..... Universal
Changes to the Features ..... 1
Changes to Table 7 and Table 8 ..... 14
Changes to Table 9 ..... 15
Changes to the DC Correctness and Magnetic Field Immunity
Section.20
Changes to the Power Consumption Section ..... 21
Changes to the Ordering Guide ..... 22
9/03-Revision 0: Initial Version.
ESD Caution ..... 14
Pin Configurations and Pin Function Descriptions ..... 15
Typical Performance Characteristics. ..... 17
Application Information ..... 19
PC Board Layout ..... 19
Propagation Delay-Related Parameters ..... 19
DC Correctness and Magnetic Field Immunity ..... 19
Power Consumption ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 21

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION ${ }^{1}$

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all $\mathrm{min} / \mathrm{max}$ specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI (0) |  | 0.50 | 0.53 | mA |  |
| Output Supply Current, per Channel, Quiescent | IdDo (Q) |  | 0.19 | 0.21 | mA |  |
| ADuM1400, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDD1}$ (Q) |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD2}$ (0) |  | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\operatorname{ldD1}_{(10)}$ |  | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (10) |  | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (90) |  | 76 | 100 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (90) |  | 21 | 25 | mA | 45 MHz logic signal freq. |
| ADuM1401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}$ (Q) |  | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD2}$ (Q) |  | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{IDD1}_{(10)}$ |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2 (10) |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (90) |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | $\mathrm{ldD2}$ (90) |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ <br> DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\operatorname{IDD1}(0), \operatorname{ldD2}$ (0) |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) <br> $V_{D D 1}$ or VDD2 Supply Current | $\operatorname{loD1~(10),~} \operatorname{loD2~(10)~}$ |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD1}^{(90)}$, IDD2 (90) |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | Ila, lis, lic, $\mathrm{IID}_{\mathrm{I}} \mathrm{IE}_{\mathrm{E},}, \mathrm{I}_{\mathrm{E} 2}$ | $-10$ | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{I A}, V_{I B}, V_{I C}, V_{I D} \leq V_{D D 1}$ or $V_{D D 2}$, $0 \leq V_{E 1}, V_{E 2} \leq V_{D D 1}$ or $V_{D D 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH, }} \mathrm{V}_{\text {EH }}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\mathrm{LL}}$, $\mathrm{V}_{\text {EL }}$ |  |  | 0.8 | V |  |
| Logic High Output Voltages | Voat, $\mathrm{V}_{\text {овн, }}$ Voch, $\mathrm{V}_{\text {od }}$ | $V_{D D 1}$, $V_{D D 2}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $V_{D D 1}$, <br> $V_{D D 2}-0.4$ | 4.8 |  | V | $\mathrm{I}_{\mathrm{x}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxL }}$ |
|  | Vocl, Vodl |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{loxx}^{\prime}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |

## ADuM1400/ADuM1401/ADuM1402

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM140xARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | tPhL, tpLH | 50 | 65 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tiplh - tphL ${ }^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| ADuM140xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }}$ t PLH | 20 | 32 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, $\mid \mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xCRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 18 | 27 | 32 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tiplh - pruL ${ }^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPskod |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low-to-High Impedance) | $\mathrm{t}_{\text {PHz }}$ t tPLH |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzH, tpzL |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|C M_{L}\right\|$ | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDO (D) |  | 0.05 |  | mA/Mbps |  |

[^0]${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{\text {ox }}$ signal.
${ }^{6}$ tpsk is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ or t PLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

## ADuM1400/ADuM1401/ADuM1402

## ELECTRICAL CHARACTERISTICS—3 V OPERATION ${ }^{1}$

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI (0) |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo (Q) |  | 0.11 | 0.14 | mA |  |
| ADuM1400, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (Q) |  | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | lod2 (Q) |  | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbpss (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | ldD1 (10) |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2 (10) |  | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | ldD1 (90) |  | 42 | 65 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2 (90) |  | 11 | 15 | mA | 45 MHz logic signal freq. |
| ADuM1401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (0) |  | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2 (Q) |  | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbpss (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | ldD1 (10) |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2 (10) |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ldD1}$ (90) |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2 (90) |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ or $V_{\text {DD2 }}$ Supply Current | $\mathrm{ILD1}^{(Q)}, \mathrm{IDD2}^{(Q)}$ |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) VDD1 or VDD2 Supply Current | $\operatorname{loD} 1(10), \operatorname{ldD2}$ (10) |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD1}^{(90)}, \mathrm{I}_{\text {DD2 }}(90)$ |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{A A}, I_{B,}, I_{I_{C}}$ $\mathrm{I}_{\mathrm{I}}, \mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{1 B}, \mathrm{~V}_{\mathrm{IC}}, \mathrm{V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}, 0 \leq \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH, }} \mathrm{V}_{\text {EH }}$ | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {LI, }} \mathrm{V}_{\text {EL }}$ |  |  | 0.4 | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {оан, }} \mathrm{V}_{\text {ов }}$, | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.1$ | 3.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \mathrm{xH}}$ |
|  | Voch, $\mathrm{V}_{\text {OdH }}$ | $V_{D D 1}, V_{D D 2}-0.4$ | 2.8 |  | V | $\mathrm{l}_{0 \mathrm{x}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vobl, |  | 0.0 | 0.1 | V | $\mathrm{loxx}^{\prime}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \times}=\mathrm{V}_{\text {IXL }}$ |
|  | Vocl, $\mathrm{V}_{\text {odl }}$ |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM140xARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 | 75 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, $\mid$ tpLH - tphL $^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | t PSKCD/OD |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |

## ADuM1400/ADuM1401/ADuM1402

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM140xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 | 38 | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|tiplh - tphl ${ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | tPskco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM140xCRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }}$ t PLH | 20 | 34 | 45 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
|  | PWD |  | 0.5 | 2 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 16 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | tPSkco |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low-to-High Impedance) | $\mathrm{t}_{\text {PHZ }}$, P PLH |  | 6 | 8 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \|CML| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}^{\text {r }}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI( $\mathrm{D}^{\text {) }}$ |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDO (D) |  | 0.03 |  | mA/Mbps |  |

[^1]
## ADuM1400/ADuM1401/ADuM1402

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION ${ }^{1}$

$5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} ; 3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.53 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDO (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.11 | 0.14 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.21 | mA |  |
| ADuM1400, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation |  |  | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | l DD2 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldD1 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 76 | 100 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 42 | 65 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD } 2}$ Supply Current | ldD2 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 11 | 15 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 21 | 25 | mA | 45 MHz logic signal freq. |
| ADuM1401, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{IDD1}$ (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}_{(10)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\operatorname{ldD2~(10)~}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM1402, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldD1 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | IDD2 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | ldD1 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{A A}, I_{B}, I_{I_{1}}$ $\mathrm{IID}_{\mathrm{I}} \mathrm{IE}_{\mathrm{E}, \mathrm{I}}^{\mathrm{I}} \mathrm{E} 2$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \leq V_{I A}, V_{B B}, V_{I C}, V_{I D} \leq V_{D D 1}$ or $\mathrm{V}_{\mathrm{DD} 2}, 0 \leq \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{HH}}, \mathrm{V}_{\text {EH }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  | 2.0 |  |  | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL, }} \mathrm{V}_{\text {EL }}$ |  |  |  |  |  |
| 5 V/3 V Operation |  |  |  | 0.8 | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  |  | 0.4 | V |  |
| Logic High Output Voltages | Vоан, Vовн, $\mathrm{V}_{\mathrm{OCH}}, \mathrm{V}_{\text {od }}$ | $V_{D D 1} /$ $V_{D D 2}-0.1$ | $\mathrm{V}_{\mathrm{DD} 1} \mathrm{~V}_{\text {DD2 }}$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\mathrm{IxH}}$ |
|  |  | $V_{D D 1} /$ $V_{D D 2}-0.4$ | $V_{D D 1} /$ $V_{D D 2}-0.2$ |  | V | $\mathrm{l}_{0 \times}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {oal }}, \mathrm{V}_{\text {obl }}$, |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {ox }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {l }}=\mathrm{V}_{\text {IxL }}$ |
|  | Vocl, Vodl |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {lox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM140xARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 | 70 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, $\mid$ tpLH - tphl $^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |

## ADuM1400/ADuM1401/ADuM1402

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM140xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }}$ tPLH | 15 | 35 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|ttple - tphl| ${ }^{5}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | tPskco |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| ADuM140xCRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | tpHL, tpLH | 20 | 30 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
|  | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 14 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | tpskco |  |  | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }} \mathrm{t}_{\text {PLH }}$ |  | 6 | 8 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {PzH, }} \mathrm{t}_{\text {PzL }}$ |  | 6 | 8 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2,}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|\mathrm{CM}_{L}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI (D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{IDDI}(\mathrm{D})$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/Mbps |  |

See Notes on next page.
${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total lond lod2 supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. t $_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{o x}$ signal.
${ }^{6}$ t $_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{\mathrm{H}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on perchannel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

## ADuM1400/ADuM1401/ADuM1402

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | R.o |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-Output) ${ }^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta \mathrm{fcl}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta$ лсо |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | at center of package underside |

${ }^{1}$ Device considered a 2-terminal device; Pins $1,2,3,4,5,6,7$, and 8 shorted together and Pins $9,10,11,12,13,14,15$, and 16 shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM140x have been approved by the organizations listed in Table 5.

## Table 5.

| UL' | CSA | VDE ${ }^{2}$ |
| :---: | :---: | :---: |
| Recognized under 1577 component recognition program ${ }^{1}$ | Approved under CSA Component Acceptance Notice \#5A | Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01² |
| Double insulation, 2500 V rms isolation voltage | Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms maximum working voltage | Basic insulation, 560 V peak <br> Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 200301, DIN EN 60950 (VDE 0805): 2001-12; EN 60950:2000 Reinforced insulation, 560 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

${ }^{1}$ In accordance with UL1577, each ADuM140x is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADuM140x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). A "*" mark branded on the component designates DIN EN 60747-5-2 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 2500 | V rms | 1 minute duration <br> Minimum External Air Gap (Clearance) |
| L(I02) | 8.10 min | mm | mm | Measured from input terminals to output terminals, <br> shortest distance through air <br> Measured from input terminals to output terminals, <br> shortest distance path along body |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Insulation distance through insulation <br> DIN IEC 112/VDE 0303 Part 1 |
| Minimum Internal Gap (Internal Clearance) <br> Tracking Resistance (Comparative Tracking Index) | CTI | $>175$ | V | Material Group (DIN VDE 0110, 1/89, Table 1) |
| Isolation Group |  |  |  |  |

## DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  | I-IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  | I-III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  | I-II |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | Viorm | 560 | $\checkmark$ peak |
| Input to Output Test Voltage, Method b1 <br> $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ Production Test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| Input to Output Test Voltage, Method a After Environmental Tests Subgroup 1 | $V_{\text {PR }}$ |  |  |
| $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2/3 |  | 672 | $\checkmark$ peak |
| $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $V_{\text {TR }}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values (Maximum value allowed in the event of a failure; also see Thermal Derating Curve, Figure 4) |  |  |  |
| Case Temperature | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 Current | $\mathrm{I}_{51}$ | 265 | mA |
| Side 2 Current | Is2 | 335 | mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

The * marking on packages denotes DIN EN 60747-5-2 approval for 560 V peak working voltage.


RECOMMENDED OPERATING CONDITIONS

Table 8.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

${ }^{1}$ All voltages are relative to their respective ground.
See the DC Correctness and Magnetic Field Immunity section on Page 19 for information on immunity to external magnetic fields.

Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

## ADuM1400/ADuM1401/ADuM1402

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 9.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {ST }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | TA | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $V_{D D 1}, V_{\text {DD } 2}$ | -0.5 | +7.0 | V |
| Input Voltage ${ }^{1,2}$ | $\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{11}, \mathrm{~V}_{\mathrm{ID}}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$ | -0.5 | $\mathrm{V}_{\text {DII }}+0.5$ | V |
| Output Voltage ${ }^{1,2}$ | $V_{\text {OA }}, V_{\text {OB, }}, V_{\text {OC, }}, \mathrm{V}_{\text {OD }}$ | -0.5 | $V_{\text {DDO }}+0.5$ | V |
| Average Output Current, Per Pin ${ }^{3}$ |  |  |  |  |
| Side 1 | lo1 | -18 | +18 | mA |
| Side 2 | l 02 | -22 | +22 | mA |
| Common-Mode Transients ${ }^{4}$ |  | -100 | +100 | kV/ $\mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.
${ }^{3}$ See Figure 4 for maximum rated current values for various temperatures.
${ }^{4}$ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Table 10. Truth Table (Positive Logic)

|  | $\mathrm{V}_{\text {EX }}$ Input ${ }^{\text {2 }}$ | V DII $^{\text {State }}{ }^{1}$ | V DDO State ${ }^{1}$ | Vox Output ${ }^{1}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H or NC | Powered | Powered | H |  |
| L | H or NC | Powered | Powered | L |  |
| X | L | Powered | Powered | Z |  |
| X | H or NC | Unpowered | Powered | H | Outputs return to the input state within $1 \mu \mathrm{~S}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| X | L | Unpowered | Powered | Z |  |
| X | X | Powered | Unpowered | Indeterminate | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is H or NC. Outputs returns to high impedance state within 8 ns of $\mathrm{V}_{\mathrm{DDO}}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is L . |

[^2]
## PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS



Figure 5. ADuM1400 Pin Configuration


Figure 6. ADuM1401 Pin Configuration


Figure 7. ADuM1402 Pin Configuration

* Pins 2 and 8 are internally connected. Connecting both to $\mathrm{GND}_{1}$ is recommended. Pins 9 and 15 are internally connected. Connecting both to $\mathrm{GND}_{2}$ is recommended. Output enable Pin 10 on the ADuM1400 may be left disconnected if outputs are to be always enabled. Output enable Pins 7 and 10 on the ADuM1401/ADuM1402 may be left disconnected if outputs are to be always enabled. In noisy environments, connecting Pin 7 (for ADuM1401 and ADuM1402) and Pin 10 (for all models) to an external logic high or low is recommended.

Table 11. ADuM1400 Pin Function Descriptions

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V_{\text {ID }}$ | Logic Input D. |
| 7 | NC | No Connect. |
| 8 | GND ${ }_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\circ \mathrm{OC}}$, and $\mathrm{V}_{\mathrm{OD}}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected. $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\mathrm{OC}}$, and $V_{O D}$ outputs are disabled when $V_{E 2}$ is low. In noisy environments, connecting $V_{E_{2}}$ to an external logic high or low is recommended. |
| 11 | Vod | Logic Output D. |
| 12 | V oc | Logic Output C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | VoA | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

## ADuM1400/ADuM1401/ADuM1402

Table 12. ADuM1401 Pin Function Descriptions

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | Vod | Logic Output D. |
| 7 | $V_{E 1}$ | Output Enable 1. Active high logic input. $V_{O D}$ output is enabled when $V_{E 1}$ is high or disconnected. $V_{O D}$ is disabled when $V_{E 1}$ is low. In noisy environments, connecting $\mathrm{V}_{\mathrm{E} 1}$ to an external logic high or low is recommended. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. $V_{O A}, V_{O B,}$ and $V_{\circ c}$ outputs are enabled when $V_{E 2}$ is high or disconnected. $V_{O A}, V_{O B}$, and $V_{O c}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. In noisy environments, connecting $\mathrm{V}_{\mathrm{E} 2}$ to an external logic high or low is recommended. |
| 11 | $\mathrm{V}_{\text {ID }}$ | Logic Input D. |
| 12 | Voc | Logic Output C. |
| 13 | Vob | Logic Output B. |
| 14 | VoA | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |

Table 13. ADuM1402 Pin Function Descriptions

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | GND ${ }_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | Vod | Logic Output D. |
| 7 | $V_{E 1}$ | Output Enable 1. Active high logic input. $\mathrm{V}_{\mathrm{OC}}$ and $\mathrm{V}_{\mathrm{OD}}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 1}$ is high or disconnected. $\mathrm{V}_{\mathrm{OC}}$ and $\mathrm{V}_{\mathrm{OD}}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 1}$ is low. In noisy environments, connecting $\mathrm{V}_{\mathrm{E} 1}$ to an external logic high or low is recommended. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. $V_{O A}$ and $V_{O B}$ outputs are enabled when $V_{E 2}$ is high or disconnected. $V_{O A}$ and $V_{O B}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. In noisy environments, connecting $\mathrm{V}_{\mathrm{E} 2}$ to an external logic high or low is recommended. |
| 11 | $V_{\text {ID }}$ | Logic Input D. |
| 12 | VIC | Logic Input C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | $\mathrm{V}_{\text {OA }}$ | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground Reference for Isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation


Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 11. Typical ADuM1400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 12. Typical ADuM1400 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 13. Typical ADuM1401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation

## ADuM1400/ADuM1401/ADuM1402



Figure 14. Typical ADuM1401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 15. Typical ADuM1402 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 16. Propagation Delay vs. Temperature, C Grade

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM140x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 17). Bypass capacitors are most conveniently connected between Pins 1 and 2 for $V_{D D 1}$ and between Pins 15 and 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side is connected close to the package.


Figure 17. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.


Figure 18. Propagation Delay Parameters
Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum that amount the propagation delay differs between channels within a single ADuM140x component.

Propagation delay skew refers to the maximum that amount the propagation delay differs between multiple ADuM140x components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 10) by the watchdog timer circuit.

The limitation on the ADuM140x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM140x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \Pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
Given the geometry of the receiving coil in the ADuM140x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.


Figure 19. Maximum Allowable External Magnetic Flux Density

## ADuM1400/ADuM1401/ADuM1402

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM140x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM140x is extremely immune and can be affected only by extremely large currents operated at high frequency, very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM140x to affect the component's operation.


Figure 20. Maximum Allowable Current for Various Current-to-ADuM140x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM140x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I}(\mathrm{D}) \times\left(2 f-f_{r}\right)+I_{D D I}(Q) & \mathrm{f}>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{array}{lr}
I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O}(D)+\left(0.5 \times 10^{-3}\right) \times C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
f>0.5 f_{r}
\end{array}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage (V).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 14 provide total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 21. 16-Lead Standard Small Outline Package [SOIC] Wide Body (RW-16)
Dimension shown in millimeters (inches)

## ORDERING GUIDE

| Model | Number of Inputs, VDD 1 Side | Number of Inputs, $V_{\text {DD } 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum <br> Pulse-Width <br> Distortion (ns) | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Package Option ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1400ARW ${ }^{2}$ | 4 | 0 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1400BRW ${ }^{2}$ | 4 | 0 | 10 | 50 | 3 | -40 to +105 | RW-16 |
| ADuM1400CRW ${ }^{2}$ | 4 | 0 | 90 | 32 | 2 | -40 to +105 | RW-16 |
| ADuM1400ARWZ ${ }^{2,3}$ | 4 | 0 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1400BRWZ ${ }^{2,3}$ | 4 | 0 | 10 | 50 | 3 | -40 to +105 | RW-16 |
| ADuM1400CRWZ ${ }^{2,3}$ | 4 | 0 | 90 | 32 | 2 | -40 to +105 | RW-16 |
| ADuM1401ARW ${ }^{2}$ | 3 | 1 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1401BRW ${ }^{2}$ | 3 | 1 | 10 | 50 | 3 | -40 to +105 | RW-16 |
| ADuM1401CRW ${ }^{2}$ | 3 | 1 | 90 | 32 | 2 | -40 to +105 | RW-16 |
| ADuM1401ARWZ ${ }^{2,3}$ | 3 | 1 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1401BRWZ ${ }^{2,3}$ | 3 | 1 | 10 | 50 | 3 | -40 to +105 | RW-16 |
| ADuM1401CRWZ ${ }^{2,3}$ | 3 | 1 | 90 | 32 | 2 | -40 to +105 | RW-16 |
| ADuM1402ARW ${ }^{2}$ | 2 | 2 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1402BRW ${ }^{2}$ | 2 | 2 | 10 | 50 | 3 | -40 to +105 | RW-16 |
| ADuM1402CRW ${ }^{2}$ | 2 | 2 | 90 | 32 | 2 | -40 to +105 | RW-16 |
| ADuM1402ARWZ ${ }^{2,3}$ | 2 | 2 | 1 | 100 | 40 | -40 to +105 | RW-16 |
| ADuM1402BRWZ ${ }^{2,3}$ | 2 | 2 | 10 | 50 |  | -40 to +105 | RW-16 |
| ADuM1402CRWZ ${ }^{2,3}$ | 2 | 2 | 90 | 32 | 2 | -40 to +105 | RW-16 |

[^3]
## ADuM1400/ADuM1401/ADuM1402

NOTES

NOTES

## ADuM1400/ADuM1401/ADuM1402

## NOTES


[^0]:    See Notes on next page.

[^1]:    ${ }^{1}$ All voltages are relative to their respective ground.
    ${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total IDD1 and IDD2 supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.
    ${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
    ${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
    ${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \mathrm{x}}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \mathrm{x}}$ signal.
    ${ }^{6} \mathrm{t}_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CM L is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

[^2]:    ${ }^{1} V_{I X}$ and $V_{O X}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ). $V_{E X}$ refers to the output enable signal on the same side as the $V_{O x}$ outputs. $V_{D D I}$ and $V_{\text {DDo }}$ refer to the supply voltages on the input and output sides of the given channel, respectively.
    ${ }^{2}$ In noisy environments, connecting $V_{E x}$ to an external logic high or low is recommended.

[^3]:    ${ }^{1}$ RW-16 = 16-lead wide body SOIC.
    ${ }^{2}$ Tape and reel are available. The addition of an "-RL" suffix designates a 13 " ( 1,000 units) tape and reel option.
    ${ }^{3} \mathrm{Z}=\mathrm{Pb}$-free part.

