

# **Quad-Channel Digital Isolators**

# ADuM1400/ADuM1401/ADuM1402

#### **FEATURES**

Low power operation

5 V operation

1.0 mA per channel max @ 0 Mbps to 2 Mbps

3.5 mA per channel max @ 10 Mbps

31 mA per channel max @ 90 Mbps

3 V operation

0.7 mA per channel max @ 0 Mbps to 2 Mbps

2.1 mA per channel max @ 10 Mbps

20 mA per channel max @ 90 Mbps

**Bidirectional communication** 

3 V/5 V level translation

High temperature operation: 105°C High data rate: dc to 90 Mbps (NRZ)

**Precise timing characteristics** 

2 ns max pulse-width distortion

2 ns max channel-to-channel matching

High common-mode transient immunity: >25 kV/ $\mu s$ 

**Output enable function** 

Wide body 16-lead SOIC package, Pb-free models available

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

CSA component acceptance notice #5A

**VDE** certificate of conformity

DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

 $V_{IORM} = 560 \text{ V peak}$ 

### **APPLICATIONS**

General-purpose multichannel isolation SPI° interface/data converter isolation RS-232/RS-422/RS-485 transceiver Industrial field bus isolation

#### **GENERAL DESCRIPTION**

The ADuM140x are 4-channel digital isolators based on Analog Devices' *i*Coupler\* technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consumes one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM140x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM140x provides low pulse-width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM140x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM1400 Functional Block Diagram




Figure 2. ADuM1401 Functional Block Diagram




Figure 3. ADuM1402 Functional Block Diagram

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**

Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3 V Operation	6
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation	8
Package Characteristics	12
Regulatory Information	12
Insulation and Safety-Related Specifications	12
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics	13
Recommended Operating Conditions	13
Absolute Maximum Ratings	14
REVISION HISTORY	
REVISION HISTORY  6/04—Data Sheet Changed from Rev. A to Rev. B. Changes to Format	
6/04—Data Sheet Changed from Rev. A to Rev. B. Changes to Format	

9/03—Revision 0: Initial Version.

ESD Caution	. 14
Pin Configurations and Pin Function Descriptions	. 15
Typical Performance Characteristics	. 17
Application Information	. 19
PC Board Layout	. 19
Propagation Delay-Related Parameters	. 19
DC Correctness and Magnetic Field Immunity	. 19
Power Consumption	. 20
Outline Dimensions	. 21
Ordering Guide	21

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS—5 V OPERATION**<sup>1</sup>

 $4.5~V \le V_{\rm DD1} \le 5.5~V, 4.5~V \le V_{\rm DD2} \le 5.5~V;$  all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_{\rm A} = 25^{\circ}C, V_{\rm DD1} = V_{\rm DD2} = 5~V.$ 

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.50	0.53	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.19	0.21	mA	
ADuM1400, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		76	100	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		21	25	mA	45 MHz logic signal freq.
ADuM1401, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		62	82	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		35	43	mA	45 MHz logic signal freq.
ADuM1402, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (90)</sub> , I <sub>DD2 (90)</sub>		49	62	mA	45 MHz logic signal freq.
For All Models						
Input Currents	l <sub>IA</sub> , l <sub>IB</sub> , l <sub>IC</sub> , l <sub>ID</sub> , l <sub>E1</sub> , l <sub>E2</sub>	-10	+0.01	+10	μΑ	$\begin{split} 0 &\leq V_{IA},  V_{IB},  V_{IC},  V_{ID} \leq V_{DD1} \text{ or } V_{DD2}, \\ 0 &\leq V_{E1},  V_{E2} \leq V_{DD1} \text{ or } V_{DD2} \end{split}$
Logic High Input Threshold	$V_{\text{IH}}$ , $V_{\text{EH}}$	2.0			V	
Logic Low Input Threshold	$V_{\text{IL}}$ , $V_{\text{EL}}$			0.8	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	$V_{DD1}$ , $V_{DD2} - 0.1$	5.0		V	$I_{Ox} = -20 \ \mu\text{A, } V_{lx} = V_{lxH}$
		V <sub>DD1</sub> , V <sub>DD2</sub> – 0.4	4.8		V	$I_{Ox} = -4 \text{ mA, } V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl,		0.0	0.1	V	$I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$
	Vocl, Vodl		0.04	0.1	V	$I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS	Symbol	141111	iyp	IVIGA	Onic	rest conditions
ADuM140xARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>	" " "	1		1000	Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	65	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse-Width Distortion,  tplh - tphl 5	PWD	30	05	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
ADuM140xBRW	CPSRCD/OD			30	113	CE = 13 pr , Civios signarieveis
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>	· • •	10		100	Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	32	50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse-Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>  5	PWD	20	32	3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature	I WD		5	J	ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>		,	15	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching,				3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Codirectional Channels <sup>7</sup>	<b>t</b> <sub>PSKCD</sub>				115	
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM140xCRW						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>		90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	18	27	32	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl 5	PWD		0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			10	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	<b>t</b> <sub>PSKOD</sub>			5	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
For All Models						
Output Disable Propagation Delay (High/Low-to-High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.2		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.05		mA/Mbps	
	300 (0)	1				<u> </u>

See Notes on next page.

<sup>1</sup> All voltages are relative to their respective ground.

- <sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.
- <sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is quaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is quaranteed.

- 5 t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.
- 6 t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
- Todirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
- $^8$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- <sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—3 V OPERATION<sup>1</sup>**

 $2.7~V \le V_{DD1} \le 3.6~V, 2.7~V \le V_{DD2} \le 3.6~V;$  all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 3.0~V$ .

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			•			
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.26	0.31	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.11	0.14	mA	
ADuM1400, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		1.4	2.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		42	65	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		11	15	mA	45 MHz logic signal freq.
ADuM1401, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		34	52	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		19	27	mA	45 MHz logic signal freq.
ADuM1402, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (90)</sub> , I <sub>DD2 (90)</sub>		27	39	mA	45 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,	-10	+0.01	+10	μΑ	$0 \le V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} \le V_{DD1}$ or
	I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>					$V_{DD2}$ , $0 \le V_{E1}$ , $V_{E2} \le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	$V_{\text{IH}}$ , $V_{\text{EH}}$	1.6			V	
Logic Low Input Threshold	$V_{\text{IL}}$ , $V_{\text{EL}}$			0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> ,	$V_{DD1}, V_{DD2} - 0.1$	3.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
	V <sub>OCH</sub> , V <sub>ODH</sub>	$V_{DD1}$ , $V_{DD2} - 0.4$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> ,		0.0	0.1	V	$I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$
	V <sub>OCL</sub> , V <sub>ODL</sub>		0.04	0.1	V	$I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM140xARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate⁴		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	50	75	100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM140xBRW						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate⁴		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	20	38	50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl 5	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> PSKCD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM140xCRW						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>		90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	20	34	45	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			16	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> PSKCD			2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	<b>t</b> PSKOD			5	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low-to-High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.03		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>&</sup>lt;sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^8</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION<sup>1</sup>**

5 V/3 V operation:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}; 3 \text{ V/5 V}$  operation:  $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V};$  all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}; V_{DD1} = 3.0 \text{ V}, V_{DD2} = 5 \text{ V};$  or  $V_{DD1} = 5 \text{ V}, V_{DD2} = 3.0 \text{ V}.$ 

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>					
5 V/3 V Operation			0.50	0.53	mA	
3 V/5 V Operation			0.26	0.31	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>					
5 V/3 V Operation			0.11	0.14	mA	
3 V/5 V Operation			0.19	0.21	mA	
ADuM1400, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>					
5 V/3 V Operation			2.2	2.8	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.5	0.9	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			8.6	10.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			1.4	2.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.6	3.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>					
5 V/3 V Operation			76	100	mA	45 MHz logic signal freq.
3 V/5 V Operation			42	65	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>					
5 V/3 V Operation			11	15	mA	45 MHz logic signal freq.
3 V/5 V Operation			21	25	mA	45 MHz logic signal freq.
ADuM1401, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>					
5 V/3 V Operation			1.8	2.4	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.7	1.2	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			7.1	9.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			2.2	3.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.1	5.0	mA	5 MHz logic signal freq.

Daramotor	Symbol	Min	Typ	Max	Unit	Test Conditions
Parameter	Symbol	WIIII	Тур	iviax	Unit	rest Conditions
90 Mbps (CRW Grade Only)					1	
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		63	02	4	AE MILE Le sie d'
5 V/3 V Operation			62	82 53	mA	45 MHz logic signal freq.
3 V/5 V Operation	l.		34	52	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (90)		10	~=	_	45 MILL 1 1 1 1
5 V/3 V Operation			19	27	mA	45 MHz logic signal freq.
3 V/5 V Operation			35	43	mA	45 MHz logic signal freq.
ADuM1402, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1</sub> (Q)					
5 V/3 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			5.6	7.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.0	4.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			3.0	4.2	mA	5 MHz logic signal freq.
3 V/5 V Operation			5.6	7.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>					
5 V/3 V Operation			49	62	mA	45 MHz logic signal freq.
3 V/5 V Operation			27	39	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>					
5 V/3 V Operation			27	39	mA	45 MHz logic signal freq.
3 V/5 V Operation			49	62	mA	45 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,	-10	+0.01	+10	μΑ	$0 \le V_{IA}, V_{IB}, V_{IC}, V_{ID} \le V_{DD1} \text{ or }$
	I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>					$V_{DD2}$ , $0 \le V_{E1}$ , $V_{E2} \le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	VIL, VEL					
5 V/3 V Operation				0.8	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> ,	$V_{DD1}/$	$V_{\text{DD1}}/V_{\text{DD2}}$		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
	V <sub>OCH</sub> , V <sub>ODH</sub>	$V_{DD2} - 0.1$				
		V <sub>DD1</sub> /	V <sub>DD1</sub> /		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
	., .,	$V_{DD2} - 0.4$	$V_{DD2} - 0.2$	0.1	.,	
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
	VOCE, VODE		0.04	0.1	V	$I_{Ox} = 400 \mu A$ , $V_{Ix} = V_{IxL}$
CANTEL HALC CRECIFICATIONS			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM140xARW	DW			1000		C 15 - F CMOS : !! !
Minimum Pulse Width <sup>3</sup>	PW			1000		$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,   t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	<b>t</b> <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM140xBRW	-					
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF,CMOS signal levels}$
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	15	35	50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl 5	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
ADuM140xCRW						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>4</sup>		90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	20	30	40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>6</sup>	<b>t</b> <sub>PSK</sub>			14	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> PSKCD			2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	<b>t</b> PSKOD			5	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>f</sub>					$C_L = 15 \text{ pF, CMOS signal levels}$
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	СМн	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>9</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

See Notes on next page.

- <sup>1</sup> All voltages are relative to their respective ground.
- <sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on Page 20. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total lob and lobe supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.
- <sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
- <sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
- $^5$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the  $V_{lx}$  signal to the 50% level of the falling edge of the  $V_{Ox}$  signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the  $V_{lx}$  signal to the 50% level of the rising edge of the  $V_{Ox}$  signal.
- <sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
- <sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
- $^8$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \ V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \ V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- <sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on perchannel supply current for unloaded and loaded conditions. See the Power Consumption section on Page 20 for guidance on calculating the per-channel supply current for a given data rate.

### **PACKAGE CHARACTERISTICS**

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input-Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	Өлсі		33		°C/W	Thermocouple located
IC Junction-to-Case Thermal Resistance, Side 2	θ <sub>JCO</sub>		28		°C/W	at center of package underside

Device considered a 2-terminal device; Pins 1, 2, 3, 4, 5, 6, 7, and 8 shorted together and Pins 9, 10, 11, 12, 13, 14, 15, and 16 shorted together.

### **REGULATORY INFORMATION**

The ADuM140x have been approved by the organizations listed in Table 5.

Table 5.

UL <sup>1</sup>	CSA	VDE <sup>2</sup>
Recognized under 1577 component recognition program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 <sup>2</sup>
Double insulation, 2500 V rms isolation voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms maximum working voltage	Basic insulation, 560 V peak  Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950:2000  Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

 $<sup>^{1}</sup>$  In accordance with UL1577, each ADuM140x is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5  $\mu$ A).

### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.40 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.10 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN EN 60747-5-2, each ADuM140x is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). A "\*" mark branded on the component designates DIN EN 60747-5-2 approval.

### DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

Table 7.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110			
For Rated Mains Voltage ≤ 150 V rms		I–IV	
For Rated Mains Voltage ≤ 300 V rms		I–III	
For Rated Mains Voltage ≤ 400 V rms		I–II	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	560	V peak
Input to Output Test Voltage, Method b1	$V_{PR}$	1050	V peak
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test, $t_m = 1$ sec, Partial Discharge $< 5$ pC			
Input to Output Test Voltage, Method a	$V_{PR}$		
After Environmental Tests Subgroup 1		006	
$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge $< 5$ pC		896	V peak
After Input and/or Safety Test Subgroup 2/3		672	V peak
$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge $< 5$ pC		0,2	V peak
Highest Allowable Overvoltage (Transient Overvoltage, $t_{TR} = 10$ sec)	V <sub>TR</sub>	4000	V peak
Safety-Limiting Values (Maximum value allowed in the event of a failure; also see Thermal Derating Curve, Figure 4)			
Case Temperature	Ts	150	°C
Side 1 Current	I <sub>S1</sub>	265	mA
Side 2 Current	I <sub>S2</sub>	335	mA
Insulation Resistance at $T_s$ , $V_{IO} = 500 \text{ V}$	Rs	>109	Ω

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

The \* marking on packages denotes DIN EN 60747-5-2 approval for 560 V peak working voltage.




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

### RECOMMENDED OPERATING CONDITIONS

Table 8.

1 4010 01				
Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{\text{DD1}}$ , $V_{\text{DD2}}$	2.7	5.5	٧
Input Signal Rise and Fall Times			1.0	ms

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section on Page 19 for information on immunity to external magnetic fields.

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

Table 9.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T <sub>ST</sub>	-65	+150	°C
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{DD1}, V_{DD2}$	-0.5	+7.0	V
Input Voltage <sup>1,2</sup>	$V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ , $V_{E1}$ , $V_{E2}$	-0.5	$V_{DDI} + 0.5$	V
Output Voltage <sup>1, 2</sup>	$V_{OA}$ , $V_{OB}$ , $V_{OC}$ , $V_{OD}$	-0.5	$V_{\text{DDO}} + 0.5$	V
Average Output Current, Per Pin <sup>3</sup>				
Side 1	I <sub>O1</sub>	-18	+18	mA
Side 2	I <sub>O2</sub>	-22	+22	mA
Common-Mode Transients⁴		-100	+100	kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



**Table 10. Truth Table (Positive Logic)** 

V <sub>IX</sub> Input <sup>1</sup>	V <sub>EX</sub> Input <sup>2</sup>	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	Vox Output <sup>1</sup>	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Χ	L	Powered	Powered	Z	
Χ	H or NC	Unpowered	Powered	Н	Outputs return to the input state within 1 $\mu s$ of $V_{DDI}$ power restoration.
Χ	L	Unpowered	Powered	Z	
Х	X	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 $\mu$ s of $V_{DDO}$ power restoration if $V_{EX}$ state is H or NC. Outputs returns to high impedance state within 8 ns of $V_{DDO}$ power restoration if $V_{EX}$ state is L.

 $<sup>^1</sup>$  V<sub>IX</sub> and V<sub>OX</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>EX</sub> refers to the output enable signal on the same side as the V<sub>OX</sub> outputs. V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.


<sup>&</sup>lt;sup>2</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.


<sup>&</sup>lt;sup>3</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.

<sup>&</sup>lt;sup>2</sup> In noisy environments, connecting V<sub>EX</sub> to an external logic high or low is recommended.

## PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS








Figure 5. ADuM1400 Pin Configuration

Figure 6. ADuM1401 Pin Configuration

Figure 7. ADuM1402 Pin Configuration

Table 11. ADuM1400 Pin Function Descriptions

Pin		
No.	Mnemonic	Function
1	$V_{DD1}$	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND <sub>1</sub>	Ground 1. Ground reference for isolator Side 1.
3	VIA	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	$V_{\text{ID}}$	Logic Input D.
7	NC	No Connect.
8	GND <sub>1</sub>	Ground 1. Ground reference for isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	V <sub>OD</sub>	Logic Output D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
16	$V_{\text{DD2}}$	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

<sup>\*</sup>Pins 2 and 8 are internally connected. Connecting both to GND₁ is recommended. Pins 9 and 15 are internally connected. Connecting both to GND₂ is recommended. Output enable Pin 10 on the ADuM1400 may be left disconnected if outputs are to be always enabled. Output enable Pins 7 and 10 on the ADuM1401/ADuM1402 may be left disconnected if outputs are to be always enabled. In noisy environments, connecting Pin 7 (for ADuM1401 and ADuM1402) and Pin 10 (for all models) to an external logic high or low is recommended.

Table 12. ADuM1401 Pin Function Descriptions

Pin No.	Mnemonic	Function
1	$V_{DD1}$	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND <sub>1</sub>	Ground 1. Ground reference for isolator Side 1.
3	$V_{IA}$	Logic Input A.
4	$V_{IB}$	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	V <sub>OD</sub>	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. $V_{\text{OD}}$ output is enabled when $V_{\text{E1}}$ is high or disconnected. $V_{\text{OD}}$ is disabled when $V_{\text{E1}}$ is low. In noisy environments, connecting $V_{\text{E1}}$ to an external logic high or low is recommended.
8	GND <sub>1</sub>	Ground 1. Ground reference for isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	$V_{\text{ID}}$	Logic Input D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
16	$V_{\text{DD2}}$	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.

### Table 13. ADuM1402 Pin Function Descriptions

	10 10 112 41	11402 Fili Function Descriptions
Pin		
No.	Mnemonic	Function
1	$V_{DD1}$	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND₁	Ground 1. Ground reference for isolator Side 1.
3	VIA	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	Voc	Logic Output C.
6	V <sub>OD</sub>	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. $V_{OC}$ and $V_{OD}$ outputs are enabled when $V_{E1}$ is high or disconnected. $V_{OC}$ and $V_{OD}$ outputs are disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.
8	GND₁	Ground 1. Ground reference for isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ and $V_{OB}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ and $V_{OB}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	$V_{\text{ID}}$	Logic Input D.
12	V <sub>IC</sub>	Logic Input C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground Reference for Isolator Side 2.
16	$V_{DD2}$	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1400 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM1400 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM1401 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1401  $V_{\rm DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM1402  $V_{\rm DD1}$  or  $V_{\rm DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade

### APPLICATION INFORMATION

### **PC BOARD LAYOUT**

The ADuM140x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 17). Bypass capacitors are most conveniently connected between Pins 1 and 2 for  $V_{\rm DD1}$  and between Pins 15 and 16 for  $V_{\rm DD2}$ . The capacitor value should be between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side is connected close to the package.




Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.




Figure 18. Propagation Delay Parameters

Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum that amount the propagation delay differs between channels within a single ADuM140x component.

Propagation delay skew refers to the maximum that amount the propagation delay differs between multiple ADuM140x components operating under the same conditions.

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 2  $\mu s$ , a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu s$ , the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 10) by the watchdog timer circuit.

The limitation on the ADuM140x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM140x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \prod r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  is magnetic flux density (gauss). N is the number of turns in the receiving coil.  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM140x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from > 1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM140x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM140x is extremely immune and can be affected only by extremely large currents operated at high frequency, very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM140x to affect the component's operation.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM140x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM140x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 f > 0.5 $f_r$ 

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} f \le 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$$
  
 $f > 0.5f_r$ 

where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).


*f* is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply current, the supply currents for each input and output channel corresponding to  $I_{\rm DD1}$  and  $I_{\rm DD2}$  are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 14 provide total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 21. 16-Lead Standard Small Outline Package [SOIC] Wide Body (RW-16) Dimension shown in millimeters (inches)

### **ORDERING GUIDE**

	Number of Inputs,	Number of Inputs,	Maximum Data Rate	Maximum Propagation	Maximum Pulse-Width		Package
Model	V <sub>DD1</sub> Side	V <sub>DD2</sub> Side	(Mbps)	Delay, 5 V (ns)	Distortion (ns)	Temperature Range (°C)	Option <sup>1</sup>
ADuM1400ARW <sup>2</sup>	4	0	1	100	40	-40 to +105	RW-16
ADuM1400BRW <sup>2</sup>	4	0	10	50	3	-40 to +105	RW-16
ADuM1400CRW <sup>2</sup>	4	0	90	32	2	-40 to +105	RW-16
ADuM1400ARWZ <sup>2, 3</sup>	4	0	1	100	40	-40 to +105	RW-16
ADuM1400BRWZ <sup>2,3</sup>	4	0	10	50	3	-40 to +105	RW-16
ADuM1400CRWZ <sup>2, 3</sup>	4	0	90	32	2	-40 to +105	RW-16
ADuM1401ARW <sup>2</sup>	3	1	1	100	40	-40 to +105	RW-16
ADuM1401BRW <sup>2</sup>	3	1	10	50	3	-40 to +105	RW-16
ADuM1401CRW <sup>2</sup>	3	1	90	32	2	-40 to +105	RW-16
ADuM1401ARWZ <sup>2, 3</sup>	3	1	1	100	40	-40 to +105	RW-16
ADuM1401BRWZ <sup>2,3</sup>	3	1	10	50	3	-40 to +105	RW-16
ADuM1401CRWZ <sup>2, 3</sup>	3	1	90	32	2	-40 to +105	RW-16
ADuM1402ARW <sup>2</sup>	2	2	1	100	40	-40 to +105	RW-16
ADuM1402BRW <sup>2</sup>	2	2	10	50	3	-40 to +105	RW-16
ADuM1402CRW <sup>2</sup>	2	2	90	32	2	-40 to +105	RW-16
ADuM1402ARWZ <sup>2, 3</sup>	2	2	1	100	40	-40 to +105	RW-16
ADuM1402BRWZ <sup>2, 3</sup>	2	2	10	50	3	-40 to +105	RW-16
ADuM1402CRWZ <sup>2, 3</sup>	2	2	90	32	2	-40 to +105	RW-16

<sup>&</sup>lt;sup>1</sup> RW-16 = 16-lead wide body SOIC.

 $<sup>^2</sup>$  Tape and reel are available. The addition of an "-RL" suffix designates a 13" (1,000 units) tape and reel option.

 $<sup>^{3}</sup>$  Z = Pb-free part.

# **NOTES**

٨	DiiM1	<b>INN</b>	/ЛП…М	1 <i>1</i> 101	/ADuM	11 <i>ለ</i> በኅ
н	vuivi i	1 <b>4</b> 00/	ADUN	140 I	/ADUN	<del>   </del>

# NOTES

ADiiM1	400/ADu	M1//11	/ADiiM1	<i>1</i> 02
ADUM	400/ADU	IVI I <del>4</del> U I	/ADUM I	4UZ

NOTES

